

Flash Memory Testing

Model 4200-Flash

Keithley Instruments, Inc. _____ 28775 Aurora Road Cleveland, Ohio 44139 (440) 248-0400 1-888-KEITHLEY (1-888-534-8453) www.keithley.com

Introduction

There are several projects included with the Model 4200-FLASH package directed at the testing of floating gate transistors. The package consists of two Model 4205-PG2 cards (four pulse channels), the projects listed here, and all of the required interconnecting cables and adapters. Depending on the desired setup, at least two SMUs are also required. For the most flexibility, the figures below show four SMUs, which permits independent source and measure for each terminal in a typical 4-terminal floating gate transistor.

Theory of operation

Programming and erasing flash memory

A floating gate transistor is just a modified field-effect transistor, with an additional floating gate. The floating gate transistor is the basic structure to store data for non-volatile memory. The floating gate stores charge, which represents the data in the memory (see Figure 1).

Figure 1

Cross section of a floating gate transistor, with stored charge shown in the floating gate



The tests for Flash transistors consist of two parts: 1) Pulse waveforms to program or erase the DUT; 2) DC measurement to determine the state of the device. This implies switching between two conditions: the first where the pulse resources are connected to the DUT, then a second condition where the pulse resources are disconnected and the DC resources are connected to the DUT.

The flash projects support two methods for performing the switching between the pulse and measure phases of the typical flash memory test. The first is the typical method, using a switch matrix to route the pulse or DC signals to the DUT (see Figure 2). Using the switch matrix is more complicated, but provides flexibility for certain tests and test structures that use arrays. Because

both the SMUs and the Model 4205-PG2s have isolation relays located on the cards, it is possible to configure a simpler setup without the external switch matrix (see Figure 3).

To determine the state of the device, one would typically perform a Vg-Id sweep, then utilize a calculation to find the voltage threshold, VT. The shift in VT represents a change in the amount of charge stored in the floating gate, which indicates the state of the cell, from fully programmed (1) to fully erased (0). The Model 4200-FLASH package does not include the ability to measure the pulse waveform or pulse response.

Figure 2 Block diagram of an example flash test setup using a switch matrix



Figure 3 Block diagram of a flash test setup without using a switch matrix



The pulse waveforms are typically a program pulse (see Figure 4), an erase pulse (see Figure 5), or a waveform made up of both program and erase pulses (see Figure 6). All of these waveforms are implemented by using the Segment-Arb capability (see Section 11 of the Model 4200-SCS

Reference Manual). Note that there are many different methods for programming and erasing, so these are just examples.

Figure 4

Example program pulse waveforms for a floating gate DUT, with separate pulse waveforms for the DUT gate, drain, source, and bulk



Figure 5

Example erase pulse waveforms for a floating gate DUT, with separate pulse waveforms for the DUT gate, drain, source, and bulk



Figure 6

Example Program + Erase pulse waveforms for a floating gate DUT, with separate pulse waveforms for the DUT gate, drain, source, and bulk.



The block diagram for the FLASH setup is shown in Figure 7. Reconfiguring from the pulse stress to DC measure phases is done by activating the switches on the SMU and PG2 cards. During the pulse program/erase phase, the relays in the PG2 channels are closed and the relays in the SMUs are open. For the DC measure phase, the opposite is true.





Endurance testing

Endurance testing stresses the DUT with a number of Program+Erase waveform cycles, then periodically measures the VT. The purpose of these tests is to determine the lifetime of the DUT, based on the number of Program+Erase cycles withstood by the device before a certain amount of shift, or degradation, in the VT or other measurement.

Disturb testing

The purpose of the Disturb test is to pulse stress a device in an array test structure, then perform a measurement, such as V_T , on a device adjacent to the pulsed device. The goal is to measure the amount of V_T shift in adjacent cells, either in the programmed or erased states, when a nearby device is pulsed with either a Program, Erase, or Program+Erase waveforms. The typical measurement is a V_T extraction based on a Vg-Id sweep, but any type of DC test may be configured.

Figure 8 shows an example configuration to pulse stress a device (Cell 2) and then test an adjacent device (Cell 1) in an array cell memory structure. The solid-line blue circle indicates the cell to be pulse stressed, and the dotted-line red circles are the adjacent memory cells that will be "disturbed" by the stressing. The stress/measure process is explained as follows

Initial test conditions – SMU4 outputs a DC voltage to turn on the control devices for the array. This connects instrumentation at the top of array to the flash memory cells. SMU 2 and SMU3 are set to output 0V. This ensures that only the Cell 2 will be turned on during pulse stressing.

Pulse stressing – The output relay for SMU1 is opened, and the gate and drain of Cell 2 are pulse stressed by PG2 #1 (ch 1) and PG2 #2 (ch 1).

Disturbed cell testing – The outputs for the PG2s are turned off and their output relays for are opened. SMU1 and SMU2 are then used to perform a DC Vg-Vd sweep on Cell 1.

Using a switch matrix

A limitation of the test configuration shown Figure 8 is that only two devices (Cells 1 and 3) can be tested. The test would have to be manually reconfigured to test other devices. Without a switch matrix, the number of adjacent cells that can be measured is limited. Therefore, it is recommended that a switch matrix be used for disturb testing.

Using a switch matrix allows the flexibility of routing pulse and dc signals without having to make connection changes. Also, this type of structure uses a multi-pin probe card, which provides an additional opportunity for mapping test resources to DUT pins. For example, a SMU can be shared where the voltage is the same.



Figure 8 **Disturb testing – configuration to test a single device**

Connections

The Flash package includes all the necessary cables and adapters required for the test connections. Also included is a an 8in/lb torque wrench for tightening the SMA connections. Figure 10 shows the items that are supplied with the Flash package

Interconnect diagrams for flash testing are shown in Figure 9 and Figure 10. Figure 9 shows the connections for test configuration shown in Figure 7, which is used for program/erase and endurance testing.

Figure 10 shows the connections for test configuration shown in Figure 8, which is used for disturb testing.



Figure 9 **Flash connections – program/erase and endurance testing**

Figure 10 Flash connections – disturb testing



Figure 11 Supplied items for 4200-Flash package



Flash tests

Flash-NAND project Flash-NOR project Flash-switch project

These three projects are similar, providing the ability to send n pulses to the DUT, then perform a V_T sweep. These tests allow investigation into program and erase state dependencies on pulse parameters. There are three different waveform types available: Program, Erase, Fast Program and Erase. The Program waveform and Erase waveform output pulses with a single set of parameters for the pulse width, transition and level. The Fast Program and Erase waveform uses two pulses, which can have independent widths and levels. Each test permits programming the pulse width, level and transition (rise/fall) parameters, as well as the number of pulses. For extended Program Erase cycling, use one of the FlashEndurance projects. Instead of a voltage, note that the disconnected, or open, state may also be chosen for any pulse. The open state is useful when using CHEI (channel hot electron injection) for programming or erasing a floating gate transistor.

These projects support both 4-terminal and 8-terminal testing. Note that the 8-terminal testing requires four Model 4205-PG2 cards and, for most tests, an external switch matrix.

The purpose of these projects is to initially characterize a floating gate transistor. For example, determining the appropriate pulse parameters for both the program and erase waveforms to reach a target Vt_{erase} and Vt_{prog} . This can be done by setting the Program pulse height to the desired value, but setting the pulse width to a fraction of the expected pulse width. Set the NumPulses to 1 and uncheck the Erase and Fast-Program-Erase tests. Run through the Program, SetupDC and Vt-MaxGm tests, monitoring the shift in the Vt and noting the number of pulses required to reach the target Vt_{prog} . Then the same approach can be used for the erase. If the DUT was initially in an unknown state, the determination of appropriate pulse parameters for the program and erase waveforms may be iterative. The Fast-Program-Erase test may be used to confirm that the chosen pulse parameters are providing a acceptable erase and that the Vt after the Fast-Program-Erase is not shifting. Once acceptable pulse parameters are determined, use Kpulse to define and save the waveforms for use in the Endurance and Disturb projects.

The difference between the Flash-NAND and Flash-NOR are the typical pulse widths and levels specific to the DUT type. The Flash-switch is a generic example of the Flash testing described above, but adds support for an external Keithley switch matrix.

Flash-NAND tests

Program Erase Fast-Program-Erase SetupDC Vt-MaxGm Program-8 Erase-8 Fast-Program-Erase-8

The Flash-NAND project plan is shown in Figure 12.

Figure 12 Flash-NAND project plan



Program test – This test uses Segment Arb waveforms to program a flash memory device. The Definition tab for this test is shown in Figure 13.

Figure 13 Flash-NAND project – Program definition tab

B Flash-NAND - Keithley Interactive Test Envir	onment - [Program#1@1]				_ & X
File View Project Run Tools Window Help						_ 7 ×
User Test Module: Program		🕨 🔳 🐚 🕼 🚇	DB	🗙 🖧 🤋		
Site: 1	Definition					
	Dennidon	Sheet Graph Status				1
🖻 🗹 🎬 FlashSubsite	Formu	ator User Libraries: fl.	ashulib		-	
- VIE 4Terminal-FloatingGate	Dutout \	alues User Modules: To	nde pulse	flach		
Program		dides Gaer modules: S	ngie_puise_	,nasi i		
Fast-Program-Erase	4					
SetupDC		Name	In/Out	Туре	Value	-
Vt-MaxGm	1	NumPulseTerminals	Input	INT	4	
□- ☑ ¥ 8Terminal-FloatingGate	2	PulseTerminals	Input	CHAR_P	VPU1CH1,VPU1CH2,VPU2CH1,VPU2CH2	
⊻⊆ Program-8	3	PulseVoltages -	Input	DBL_ARRAY		
Erase-6	4	PulseVoltagesSize	Input	INT	4	
Past-riogram-clase-o	5	PrePulseDelays	Input	DBL_ARRAY		
	6	PrePulseDelaysSize	Input	INT	4	
	1	TransitionTimes	Input	DBL_ARRAY		
	8	Transition Times Size	Input		4	
	9	Pulsevviaths	Input	UBL_ARRAT		
	10	Puisevviutrisaize	Input		4	•
	DESCE	TETTON				
	The d	ouble pulse flash	funct	ion defines	and outputs 1-8 waveforms	
	consi	sting of 2 pulses	s, which	have indep	edent widths and levels.	
	the w	aveforms are def: 205-PG2) The wa	uned us	ing line seg	nents (segment arb mode of ned for just a program	
	or er	ase pulse, or a v	vavefor	combining	both program and erase	
	cycle	s, for up to 8 in	idepend	ent pulse ch	nannels (8 maximum	
	Chann	ers with IOUP 420	15-FGZ 1	Jarus instal	ieu in the 4200 chdSS18).	
	The s	ingle_pulse_flash	funct	ion defines	and outputs 1-8 waveforms	~
-	the AT ermine					
-H Holectview		nu 🔄 nugram#1@1				

Erase test – This test uses predefined Segment Arb waveforms to erase a flash memory device. The Definition tab for this test is shown in Figure 14.

Figure 14 Flash-NAND project – Erase definition tab



Fast-Program-Erase test – This test uses predefined Segment Arb waveforms to program and erase a flash memory device. The Definition tab for this test is shown in Figure 15

Figure 15 Flash-NAND project – Fast-Program-Erase definition tab

Flash-NAND - Keithley Interactive Test Environ	ment - [Fast-Program-Erase/	1@1]			- 7 🛛
🖺 File View Project Run Tools Window Help					_ 8 ×
User Test Module: Fast-Program-Erase	🕨 🕨 🕨 💽		🗙 pci 🦓	1 3E O M 🖪 🛛 🎼	
		III — —			
Site: 1	Definition Character County Charles				
E- Z- Flash-NAND	Connicion Sneet Graph Status				
⊟- 🗹 🎬 FlashSubsite	Formulator User Libraries:	flashulib		.	
⊡- 🗹 H 🛨 4Terminal-FloatingGate	Output Values User Modules:	double pulse	flash	-	
	/				
Fast-Program-Erase	4				
SetupDC	Name	In/Out	Туре	Value	_ <u> </u>
- M 🖉 Vt-Maxtim	1 NumPulseTerminals	Input	INT	4	
Program.8	2 PulseTerminals	Input	CHAR_P	VPU1CH1,VPU1CH2,VPU2CH1,VPU2CH2	
✓ I Frage 8	3 Pulse1Voltages	Input	UBL_ARRAY		
Fast-Program-Erase-8	4 Puiser Voltages Size	Input		4	
	6 PrePulse1Delays	a Input	INT		
	7 TransitionTimesPulse	1 Input	DBL ARRAY		
	8 ansitionTimesPulse13	Si Input	INT	4	
	9 Pulse1Widths	Input	DBL_ARRAY		
	10 Pulse1WidthsSize	Input	ĪNT	4	
	L 44 DestDuise4Delaus				
	DESCRIPTION The double_pulse_flat consisting of 2 pulse The waveforms are det the 4205-F62. The v or erase pulse, or a cycles, for up to 8 : Each waveform consist waveform PraPulseNI PostPulseNDelays, Pu: <	sh funct: is, which ined us: aveform waveform ndepende s of 2 : Delay, Th seNVoltz	ion defines h have indep ing line seg can be defi a combining ent pulse ch sets of para ransistionTi ages, where	and outputs 1-8 waveforms medent widths and levels. ments (segment arb mode of ned for just a program both program and erase mannels (8 maximum channels with four mesters for each pulse in the mesPulseN. PulseNVidths. N is either 1 or 2. Note	4205-
ProjectView	⊧4Terminal-FL] 🔄 Program]] Erase#1@	≥1 Sast-Progra	m	

SetupDC test – The Definition tab for this test is shown in Figure 16. This test isolates the VPU outputs from the DUT. It does this by opening the High Endurance Output Relay for each VPU channel. Disconnecting the VPU channels allows for accurate DC results.

The SetupDC test step is used in the configuration without a switch matrix and is required before any DC tests. When using a switch matrix, a ConPin test is used (see the config LPT function in Section 8 of the Reference Manual) to set the appropriate matrix connections prior to any DC tests.

Figure 16 Flash-NAND project – SetupDC definition tab

E Flash-NAND - Keithley Interactive Test Envi	ironment - [SetupDC#1@1]	- B 🛛
File View Project Run Tools Window Help		_ 7 ×
User Test Module: SetupDC	🕨 🖿 🕨 🕑 🕀 🖬 🖏 🕺 🗠 🦻 🚟 🕆 🖉 🔝	
Site: I Site:	Definition Sheet Graph Status Formulator User Libraries: Tlashulb Image: Configure, dc_flash Output Values: User Modules: Configure, dc_flash ImstaredPulseTermine: Input INT 4 SharedPulseTerminals Input 5 6	
- vi∄ Project/jew	7 8 9 10 The configure dc flash function disconnects pulse channels by opening the Solid State Relay for each pulse channel in the suplied to the state of the stat	×
ProjectView		

Vt-MaxGm test – This test is used to perform a DC voltage sweep on the gate of the DUT and measure the drain current at each sweep step. The default Definition tab for this test is shown in Figure 17. SMU3 is configured to perform a 101 point sweep from 0 to 5V in 50mV steps. SMU1 is configured to DC bias the drain at 0.5V and measure current at each step of the sweep.

 Flash-NAND - Keithley Interactive Test Environment - [Vt-MaxGm#1@1]
 File View Project Run Tools Window Help _ 7 🗙 Interactive Test Module: Vt-MaxGm 🔳 🕨 💽 🖬 🖏 📉 🕫 🕴 🟦 🗇 🚂 🚺 🚺 Site: 1 Definition Sheet Graph Status Flash-NND HE 41 Feminak-FloatingGate HE 41 Feminak-FloatingGate HE 12 Frank Frank Program Erase Frank SetupDC HE VMMaxEm HE VMMaxEm HE 12 Frank Program Erase 8 Frank Program Erase 8 Frank Program Erase 8 Formulator Timing Exit Conditions Output Values Speed: Normal 💌 Mode: Sweeping 💌 SMU2 -Drain MEASURE Measure I: YES LtdAuto: 1e-006A Measure V: NO Compl: 0.1A FORCE Bias V: 0.5V SMU3 💌 Gate Bulk GNDU 💌 FORCE MEASURE FORCE MEASURE Sweep V (M Type: Linear Start: 0V Step: 5V Step: 0.05V Points: 101 Measure I: NO Measure V: YES Range V: Best Fixed Compl: 0.1A v (Mas Com non: fM deasure I = NA deasure V = NA Source SMU1 -FORCE Bias V: OV MEASURE Measure I: NO Measure V: NO Compl: 0.1A # 4Terminal-FL. C Program... C Erase#1@1 C Fast-Progra... SetupDC... // Vt-MaxGm. ProjectView

Figure 17 Flash-NAND project – Vt-MaxGm definition tab

Program-8 test – This test uses Segment Arb waveforms to program an 8-terminal flash memory device.

Erase-8 test – This test uses Segment Arb waveforms to erase an 8-terminal flash memory device.

Fast-Program-Erase-8 test – This test uses Segment Arb waveforms to program and erase an 8-terminal flash memory device.

Flash-NOR tests

The Flash-NOR project has tests similar to the Flash-NAND project, with defaults for NOR type floating gate DUTs.

Flash-switch tests

The Flash-Switch project has similar tests to the Flash-NAND, with defaults for using a switch matrix for more complex multi-DUT addressable test structures (see Figure 2).

FlashEndurance-NAND project FlashEndurance-NOR project FlashEndurance-switch project

These three projects are similar and stress the DUT with a number of Program+Erase waveform cycles, then periodically measures the V_T. The purpose of these projects is to determine the lifetime of the DUT, based on the number of Program+Erase cycles withstood by the device before a certain amount of shift, or degradation, in the V_T or other measurement. The waveforms may be unique for each pulse channel, and are defined in the separate Kpulse program (see Section 13 of the Model 4200-SCS Reference Manual) and saved to files. These files are specified for each pulse channel in the test. The number and interval for the pulse stresses are set, as well as the desired SMU measurements. The typical measurement is a V_T extraction based on a Vg-ld sweep, but any type of DC test may be configured.

The difference between the FlashEndurance-NAND and FlashEndurance-NOR are the difference in the typical pulse widths and levels specific to the DUT type. The FlashEndurance-switch is a generic example of the Flash testing described above, but adds support for an external Keithley switch matrix. Example results for the Endurance tests are shown in Figure 21.

FlashEndurance-NAND tests

Program SetupDC-Program Vt-MaxGm-Program Erase SetupDC-Erase Vt-MaxGm-Erase

The project plan for FlashEndurance-NAND is shown in Figure 18. Stressing for the FlashEndurance-NAND tests are configured from the Subsite Setup tab for the FlashEndurance subsite plan. The default setup (shown in Figure 19) uses Segment Arb waveforms to perform log stressing that ranges from 1 to 100,000 counts.

The Segment Arb waveform files (Flash-NAND-Vg-ksf and Flash-NAND-Vd-ksf) used for stressing are loaded into the Device Stress Properties window shown in Figure 20. The stress properties window is opened by clicking the **Device Stress Properties** button in Figure 19. Example results for the Endurance tests are shown in Subsite Graph tab (see Figure 21).

Figure 18 FlashEndurance-NAND project plan

🕲 FlashEndi	urance-	NAND	- Keit	hl
<u>∰Eile View</u>	Project	<u>R</u> un	Tools	M
Subsite Plan	n: FlashB	ndura	ince	
Site: 1			<u>الت</u> جا	×
		nce-NA durance tingGat Prograr SetupE Vt-Max Erase SetupE Vt-Max	ND e n)C-Pr Gm)C-Er Gm	×

Stress/Measure Cycle Tim C Linear C Log First Stress Count: Total Stress Count: # Stresses/Decade: Stress/Measure Delay: Stress Time	res C List S [1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	itress Counts: 0 00 000 0000 00000 00000	Cycles Number of Cycles: Device Stress Properties
Periodic Test Interval (Log	1) ting Total Cycles		
Rate (s): 0	/w Periodic:		

Figure 19 FlashEndurance-NAND project – Subsite Plan tab

Figure 20 FlashEndurance-NAND project – Device Stress Properties

vice Stress	Properti	es								
General Settir	ngs									
Active Site:	1		NOTE: Set a	a SMU pin to -1 t	to indicate hig	h impedance m	ode used whe	en sharing a termina	al with a PG2	:.
SMU1 Bias:	0	V SMU2 Bias:	0	V SMU3 Bias:	0	V SMU4 Bias	: 0	V SMU5 Blas:	0	V
SMU1 Limit:	0.105	A SMU2 Limit:	0.105	A SMU3 Limit:	0.105	A SMU4 Limi	t: 0.105	A SMU5 Limit:	0.105	A
SMU1 Pins:	0	SMU2 Pins:	0	SMU3 Pins:	0	SMU4 Pins	. 0	SMU5 Pins:	0	
ulser Setting	js									
• PG2-1	C PG2-	2 C PG2-3			Channel	10				
-Channer I -		PG	2-1 Channel 1	Pin: 0		12		PG2-1 Channel 2	Pint 0	
C:\54200	\kiuser\KPul:	se\SarbFiles\Flash-	NAND-Va.ksf		C:\54	200\kiuser\KPul	se\SarbFiles\	Flash-NAND-Vd.ksf		1
DC0-1 Ch-] DCO.1	Channel (C)				
^{20,0} T	initer 1	·····			20.0 T					• ::
f]					î					÷
10.0					10.0			:		1
0.0					0.0					
0.0E+0		2.5E-3		5.0E-3	3 0.0E+0		2.	5E-3		5.0E-3
Parameter Pri	operties/Deg	gradation Targets								
T	ests	Output	Values	% Abs Ta	rget Targ	et Value	1			
√t-MaxGm	#1	\\	Л	00		20.0	Device	Name: FloatingG	iate	
							<< F	Prev Device Ne	xt Device >:	>
			Clear	L Copy L	Bacto	Pacto to All Site	. 1			ancel
			cicai	COPY	1 abco	asco co All sico.		U.V.	~	ancor



Figure 21 FlashEndurance-NAND project – Subsite Graph tab

Program test – The Definition tab for this test is shown in Figure 22. This test uses Segment Arb waveforms to program a flash memory device.

Figure 22

Electron de comerce MANIO	Definition	Sheet Graph Status				
FlashEndurance FlashEndurance	Formu	lator User Libraries: fla	shulib			•
- ⊡ H € FloatingGate	Output \	/alues User Modules: sin	ale pulse f	lash		-
SetupDC-Program						
- 🗹 💆 Vt-MaxGm-Program	4					
- V E Erase		Name	In/Out	Туре	Value	
- M SetupDC-Erase	1	NumPulseTerminals	Input	INT	4	
- MaxGm-Erase	2	PulseTerminals	Input	CHAR_P	VPU1CH1,VPU1CH2,VPU2CH1,VPU2	CH2
	3	PulseVoltages	Input	DBL_ARRAY		
	4	PulseVoltagesSize	Input	INT	4	
	5	PrePulseDelays	Input	DBL_ARRAY		
	6	PrePulseDelaysSize	Input	INT	4	
	7	TransitionTimes	Input	DBL_ARRAY		
	8	TransitionTimesSize	Input	INT	4	
	9	PulseWidths	Input	DBL_ARRAY		
11	10	PulseWidthsSize	Input	INT	4	
	11	PostPulseDelays	Input	DBL_ARRAY		
	12	PostPulseDelaysSize	Input	INT	4	
	13	NumPulses	Innut	INT	1	
	The const The the const The the cor et cycle chann The s	AlPTION double_pulse_flash isting of 2 pulses raveforms are defi 1205-PG2). The va rase pulse, or a v s, for up to 8 in nels with four 420 single_pulse_flash	functi , which ned usi veform aveform depende 5-PG2 c functi.	on defines a have independent on be define combining b to pulse char ards installe	nd outputs 1-8 waveforms dent widths and levels ents (segment arb mode of ed for just a program oth program and erase nnels (8 maximum ed in the 4200 chassis). nd outputs 1-8 waveforms	

FlashEndurance-NAND project – Program Definition tab

SetupDC-Program test – The Definition tab for this test is shown in Figure 23. This test isolates the VPU outputs from the DUT. It does this by opening the High Endurance Output Relay for each VPU channel. Disconnecting the VPU channels allows for accurate DC results.

The SetupDC test is a UTM that should be used when using a directly wired DUT, without an external switch matrix. SetupDC disconnects the PG2 channels from the DUT to permit proper operation of any subsequent DC measurements.

When using a switch matrix, a ConPin test is used (see the config LPT function in Section 8 of the Reference Manual) to set the appropriate matrix connections prior to any DC tests.



Figure 23 FlashEndurance-NAND project – SetupDC Definition tab

Vt-MaxGm-Program test – This test is used to perform a DC voltage sweep on the gate of the DUT and measure the drain current at each sweep step. The default Definition tab for this test is shown in Figure 24. SMU3 is configured to perform a 101 point sweep from 0 to 5V in 50mV steps. SMU1 is configured to DC bias the drain at 0.5V and measure current at each step of the sweep. The results of the test are shown in the Graph tab (Figure 25).

The Vt-MaxGm tests may be replaced with another Vt or DC test. Or, additional DC tests may be added after this test.



Figure 24 FlashEndurance-NAND project – Vt-MaxGm-Program Definition tab

Figure 25 FlashEndurance-NAND project – Vt-MaxGm-Program Graph tab



Erase test – This test uses Segment Arb waveforms to program a flash memory device. The default Definition tab for this test is shown in Figure 26.

Figure 26

	Definition	Sheet Graph Status				
FlashEndurance-NAND						
FlashEndurance	Formu	ator User Libraries: fla	shulib			-
	Output V	alues User Modules: sin	gle_pulse_f	lash		-
SetupDC-Program	[[[]					
🗹 💆 Vt-MaxGm-Program	4					
Erase		Name	In/Out	Туре	Value	
SetupDC-Erase	1	NumPulseTerminals	Input	INT	4	
····· ₩ 🖉 Vt-MaxLim-Erase	2	PulseTerminals	Input	CHAR_P	VPU1CH1, VPU1CH2, VPU2CH1, VPU2CH2	
	3	PulseVoltages	Input	DBL_ARRAY		
	4	PulseVoltagesSize	Input	INT	4	
	5	PrePulseDelays	Input	DBL_ARRAY		
	6	PrePulseDelaysSize	Input	INT	4	
	7	TransitionTimes	Input	DBL_ARRAY		
	8	TransitionTimesSize	Input	INT	4	
	9	PulseWidths	Input	DBL_ARRAY		
	10	PulseWidthsSize	Input	INT	4	
	11	PostPulseDelays	Input	DBL_ARRAY		
	12	PostPulseDelaysSize	Input	INI	4	
	13	NumPulses		INI	1	
	The c consi The t the 4 or er cycle chanr The s consi	louble_pulse_flash sting of 2 pulses aveforms are defi 205-FG2). The va ase pulse, or a w s, for up to 8 in lels with four 420 single_pulse_flash sting of 1 pulse.	functi , which ned usi veform aveform depende 5-PG2 c functi The w	on defines a have indepen ng line segm combining b nt pulse cha: ards install on defines a: aveforms are	nd outputs 1-8 waveforms dent widths and levels. ents (segment arb mode of ed for just a program oth program and erase nnels (8 maximum ed in the 4200 chassis). nd outputs 1-8 waveforms defined using line	

FlashEndurance-NAND project – Erase Definition tab

SetupDC-Erase test – This test isolates the VPU outputs from the DUT. It does this by opening the High Endurance Output Relay for each VPU channel. Disconnecting the VPU channels allows for accurate DC results.

Vt-MaxGm-Erase test – This test is used to perform a DC voltage sweep on the gate of the DUT and measure the drain current at each sweep step. SMU3 is configured to perform a 101 point sweep from 0 to 5V in 50mV steps. SMU1 is configured to DC bias the drain at 0.5V and measure current at each step of the sweep.

The Vt-MaxGm tests may be replaced with another Vt or DC test. Or, additional DC tests may be added after this test.

FlashEndurance-NOR tests

The FlashEndurance-NOR project has tests similar to the FlashEndurance-NAND project, with defaults for NOR type floating gate DUTs.

FlashEndurance-switch tests

The FlashEndurance-switch project has similar tests to the FlashEndurance -NAND, with defaults for using a switch matrix for more complex multi-DUT addressable test structures (see Figure 2).

FlashDisturb-NAND project FlashDisturb-NOR project FlashDisturb-switch project

These three projects are similar and use the shared stress-measure looping capability of the FlashEndurance projects. The purpose of the Disturb test is to pulse stress a device in an array test structure, then perform a measurement, such as V_T , on a device adjacent to the pulsed device. The goal is to measure the amount of V_T shift in adjacent cells, either in the programmed or erased states, when a nearby device is pulsed with either a Program, Erase, or Program+Erase waveforms. The typical measurement is a V_T extraction based on a Vg-ld sweep, but any type of DC test may be configured.

The difference between the FlashDisturb-NAND and FlashDisturb-NOR are the typical pulse widths and levels specific to the DUT type. The FlashDisturb-switch is a generic example of the Flash testing described above, but adds support for an external Keithley switch matrix.

FlashDisturb tests

Program SetupDC-Program Vt-MaxGm-Program Erase SetupDC-Erase Vt-MaxGm-Erase

The six tests listed above are the same ones used for endurance testing (see "FlashEndurance-NAND tests" for details).

Stressing for the disturb tests are configured from the Subsite Setup tab for a disturb project subsite plan. The default subsite setup for FlashDisturb-NAND (shown in Figure 27) uses Segment Arb waveforms, defined and saved to file using Kpulse, to perform log stressing that ranges from 100,000 to 1,000,000 counts.

The Segment Arb waveform files (Flash-NAND-Vg.ksf and Flash-NAND-Vd.ksf) used for stressing are loaded into the Device Stress Properties window shown in Figure 28. The stress properties window is opened by clicking the **Device Stress Properties** button in Figure 27.

Figure 27 FlashDisturb-NAND project – Subsite Setup tab

File Vew Project Eun Tools Window Help Image: Control Co	FlashDisturb-NAND - Keithley Interactive Te	est Environment - [FlashDisturb#0@1]	
Subside Plane FlashDisturb	File View Project Run Tools Window Help		_ 8 ×
Site: Image: Contract And	Subsite Plan: FlashDisturb	▶ ■ ▶ ⊕ ⊕ ⊕ ┃ ■ ♥ × % % ? ₩ ♥ ∅ ⊡ ↓	
	Site: T PlashDistub PAND PlashDistub PlashDi	Sequence Subsite Setup Subsite Data Subsite Graph ✓ Enable Cycle Cycle Mode ✓ Stress/Measure Mode C Cycle Mode Cycle Mode ✓ Enable Cycle Cycle Mode ✓ Enable Cycle Cycle Mode ✓ Enable Cycle Cycle Mode ✓ Enable Stress Count: 1000000 Number of Cycles: Total Stress Count: 1000000 1200000 Device Stress Properties Stress Measure Delay: 0.0 700000 Device Stress Properties Stress Time Add Remove Device Stress Properties Periodic Test Interval (Log) Total Cycles ✓ Enable Periodic Testing Total Cycles Rate (a): Yw Periodic: First Stress Count: <tr< td=""><td>Apply</td></tr<>	Apply

Figure 28 FlashDisturp-NAND project – Device Stress Properties

MU1 Bias: 0	V SMU2 Bias:	0	V SMU3 Bias:	0 1	/ SMU4 Bias:	0	V SMU5 Bias	;: 0
MU1 Limit: 0.105	A SMU2 Limit:	0.105	A SMU3 Limit:	0.105 4	SMU4 Limit:	0.105	A SMU5 Limi	t: 0.105
MU1 Pins: -1	SMU2 Pins:	-1	SMU3 Pins:	-1	SMU4 Pins:	0	SMU5 Pins	;; 0
PG2-1 PG2-2 Channel 1	C PG2-3	-1 Channel	L Pin: 0	Channel	2		PG2-1 Channel	2.Pin: 0
C/1542001kiuser/KPulse	\SarhEiles\Elash-N	VAND-Va kst	-	C-15420	10\kiuser\KPulse	SarbEiles\El	ash-MAND-Vd ks	e j
Cito incoopedator fre dato	login in incolution in i	and ignor		City inco	io francisci fra cisc	100101100911		
				- Dea 4 el	Lai			
PG2-1 Channel 1	· · · · · · · · · · · · · · · · · · ·			PG2-1 CH	hannel 2			
PG2-1 Channel 1				PG2-1 CF	hannel 2			
PG2-1 Channel 1				P62-1 Cl 20.0 1	hannel 2			
PG2-1 Channel 1				P62-1 Cł	hannel 2			
PG2-1 Channel 1	2.5E-3		S.0E	PG2-1 CF	<u>hannel 2</u>	2.55	.3	5.06
PG2-1 Channel 1	2.5E-3 adation Targets -		5.0E	-3 PG2-1 Cl 20.0 10.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0	<u>hannel 2</u>]	2.5E	.3	5.06
PG2-1 Channel 1	2.5E-3 adation Targets - Output	, Values	5.0E	P62-1 Cf 20.0 0.0 0.0 0.0 0.0 0.0 0.0 0 0.0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	t Value	2.55	-3	5.06
P62-1 Channel 1 200 0 0.0 0	2.5E-3 adation Targets Output	· Values T	5.0E		t Value	2.5E	.a	5.0E
PE2-1 Channel 1 200 0.	2.5E-3 adation Targets - Output V	Values T T	5.0E		t Value I.O	2.5E	:3 Jame: Floating	JGate