# WHITE PAPER

# Pulsed Characterization of Charge-Trapping Behavior in High K Gate Dielectrics

Yuegang Zhao, Keithley Instruments, Inc Chadwin D Young, Rino Choi, and Byoung Hun Lee, SEMATECH

# **High** κ Material Research

High dielectric constant (high  $\kappa$ ) gate materials, such as hafnium oxide (HfO<sub>2</sub>), zirconium oxide (ZrO<sub>2</sub>), alumina (Al<sub>2</sub>O<sub>3</sub>), and their silicates<sup>1</sup>, have drawn a great deal of attention in recent years as potential materials for gate dielectrics in advanced CMOS processes. Due to their high dielectric constants, high  $\kappa$  gates can be made thicker than SiO<sub>2</sub> while achieving the same gate capacitance. The result is much lower leakage current – as many as several orders of magnitude lower.

While high  $\kappa$  material can help solve gate leakage problems with leading-edge processes, there still are some remaining challenges. Associated with this advantage are several technical hurdles such as V<sub>t</sub> instability<sup>2-4</sup>, carrier channel mobility degradation<sup>5-8</sup>, and long-term device reliability<sup>9-12</sup>. One important factor attributed to those issues is trapping of charges in the pre-existing traps inside the high  $\kappa$  gate dielectrics<sup>13-14</sup>. When the transistor is turned on, some of the channel carriers will be accumulated in the gate dielectric due to the vertical electrical field, resulting in a shift of threshold voltage and a reduction in drain current.

Fully understanding the charge-trapping mechanism is the key to understanding the source of channel mobility degradation and device reliability issues associated with high  $\kappa$  gate dielectrics. This white paper discusses

Keithley Instruments, Inc. 28775 Aurora Road Cleveland, Ohio 44139 (440) 248-0400 Fax: (440) 248-6168 www.keithley.com the nature of the charge trapping and the limitation of DC characterization techniques in quantifying trapped charge. Then, it describes an ultra-fast pulse I-V technique for characterizing the intrinsic ("trap free") performance of high  $\kappa$  gate transistors that exhibit the charge-trapping effect.

#### **Charge-Trapping Phenomena**

The effect of charge trapping is decreased drain current after the transistor is turned on. As charges are trapped in the gate dielectric, the threshold voltage of the transistor increases due to the built-in voltage in the gate capacitor; therefore, the drain current decreases. *Figure 1* illustrates charge trapping in the gate dielectric as the transistor is turned on.



Figure 1. Charge trapping during transistor "turn-on."

It has been reported that charge trapping and de-trapping times strongly depend on the composition of gate stacks, i.e., physical thickness of the interfacial SiO<sub>2</sub> layer and high  $\kappa$  film, as well as process techniques<sup>15-17</sup>. The time scale varies from less than a microsecond to tens of milliseconds<sup>18</sup>. The de-trapping of the charges is also strongly gate voltage and polarity dependent. The wide dynamic range of charge trapping, and the voltage dependent trapping and de-trapping, make it very difficult to use one type of characterization technique, especially DC techniques, to get a complete picture of what is going on inside the stacked gate dielectric. A faster measurement technique is desirable to capture the dynamic nature of the charge-trapping behavior.

## **Limitation of DC Characterization Techniques**

There are several ways of detecting charge-trapping phenomena. One easy and commonly used method is to use a double sweep in either DC  $V_{gs}$ -I<sub>d</sub> or high frequency C-V measurements. These techniques involve ramping gate voltage back and forth while drain current or gate capacitance is measured. If hysteresis is seen on the resulting I-V or C-V

curves, it is a clear indication of charge trapping inside the gate stacks. *Figure 2* shows two examples of the hysteresis seen in  $V_{gs}$ -I<sub>d</sub> or C-V curves from devices with a high  $\kappa$  dielectric.



Figure 2. DC I-V and C-V curves showing hysteresis due to charge trapping by using a double sweep technique (backward and forward sweep).

The issue with this technique is that the hysteresis is strongly dependent on measurement time. The hysteresis measured in the DC I-V test is different from that in a C-V test, because the time taken for each measurement can be dramatically different. Another example to illustrate the shortcoming of this technique is shown in *Figure 3*. In this experiment, dual sweep C-V measurements were taken at different speeds. One can clearly see the changing of the hysteresis as the test speed changed. In reality, the test speed is not easily controlled, as it is strongly dependent on instrumentation. Even if test speed is controlled, there is no model to quantify how much charge is really trapped in the gate during the test. So, while signs of hysteresis in the result are a good indication of charge trapping, it cannot quantify the amount of charge trapped, since most fast transient trapping will be lost in the DC measurement.

![](_page_3_Figure_0.jpeg)

Figure 3. Time-dependent hysteresis of C-V: Slower measurements produce less hysteresis, indicating an equilibrium condition has been reached.

Another frequently cited method for quantifying trapped charges is to use DC stress to inject charges intentionally into the gate, then use the C-V or I-V method to measure the flat band voltage or threshold voltage shift<sup>19</sup>. The amount of charge trapped can be calculated based on this formula:

$$Q_{trap} = C_{gate} \cdot \Delta V_{fb}$$
, or  $Q_{trap} = C_{gate} \cdot \Delta V_{t}$ 

The issue with this technique is that, between DC stress and I-V or C-V measurement, there is typically a transition period when there is no applied voltage, or the voltage is very low compared to the stress voltage condition. As mentioned earlier, when the stress voltage is off, the charges trapped in the gate can de-trap in as few as tens to hundreds of microseconds. So, only a fraction of the total trapped charges are measured due to relaxation during the transition between the stress and measure intervals. Underestimation of the charge trapping gives an incorrectly "optimistic" view of the quality of the film.

Recently, an "on-the-fly" method<sup>20</sup> was introduced for measuring the threshold voltage shift without relaxation for NBTI type measurements. However, in applying this technique to high  $\kappa$  gate stacks, it may not quantify all of the fast transient traps, because it is still a DC test.

#### **Ultra-short Pulse Characterization Techniques**

Better methods have been developed over the past few years<sup>3,4,18,21</sup> for capturing the fast transient behavior of charge trapping. *Figure 4* shows two different test configurations for a Single Pulse Charge Trapping (SPCT) measurement. In each measurement setup, a pulse is

applied to the gate of the transistor while its drain is biased at a certain voltage. The change in drain current, resulting from the gate pulse, appears on the digital oscilloscope.

![](_page_4_Figure_1.jpeg)

Figure 4. Two different pulse I-V test setups to study transient charge trapping inside high  $\kappa$  gate stack.

The difference between these two configurations is that the one in *Figure 4b* has much higher bandwidth than the one in *Figure 4a*; therefore, it can capture much faster pulse responses (down to tens of nanoseconds). At such high speed, the bulk traps in a high  $\kappa$  layer are unlikely to respond; therefore, an "intrinsic" transistor response with negligible charge-trapping effect can be measured.

The key to using the single pulse method is to look at the charge trapping and detrapping behavior within a single, well-configured gate pulse (*Figure 5*). The gate pulse usually starts in a position that discharges the gate capacitor before the voltage ramp begins. This is to clean up any residual charges that might be trapped in the gate. Then, during the rise time of the voltage ramp, the corresponding drain current response is captured, allowing a  $V_{gs}$ -I<sub>d</sub> curve to be formed.

![](_page_4_Figure_5.jpeg)

Figure 5. Trapping and de-trapping in single gate voltage pulse.

If the pulse rise time is fast enough so that there is no charge trapping, then the  $V_{gs}$ - $I_d$  curve represents the intrinsic behavior of the transistor, free from the error due to the charge-trapping effects<sup>15</sup>. During the plateau of the pulse, the transistor is turned on, and some of the channel carriers might be trapped in the gate, which changes the threshold voltage and causes the drain current to drop. During the fall time of the pulse, another  $V_{gs}$ - $I_d$  curve is formed, but with the charge-trapping effect.

![](_page_5_Figure_1.jpeg)

Figure 6. Single Pulse Charge Trapping measurements: a) the ultra-short ramped pulse  $I_d$ - $V_g$  and slow "single pulse" pulse with hysteresis (DC result is shown as a reference), and b) corresponding slow pulse versus time illustrating an alternative approach to determine the degradation of  $I_d$ .

*Figure 6* shows an example of a pulse I-V measurement with different pulse speeds using setups from *Figures 4a* and *4b* respectively. A DC I-V curve is overlaid for comparison. There is hysteresis with the slower pulse due to charge trapping. By using the faster pulse, hysteresis is eliminated because there's insufficient response time for charges to be trapped.

Even though the hysteresis of a pulse I-V curve from a slower pulse can quantify charge trapping much better than a DC method, results should be interpreted with caution. This is due to de-trapping effects being influenced by the specific structure of the gate stack under test and the pulse fall time. Also, when two traces in the  $t_r$  and  $t_f$  portions are not parallel, it is difficult to define the point at which hysteresis is measured. Therefore, slower pulse measurements should only be used for high  $\kappa$  devices with relatively low chargetrapping effects. An alternative approach is to plot the pulse I<sub>d</sub> versus time (*Figure 6b*). Here, an evaluation of the pulse width portion of  $I_d$  (where  $I_d$  degrades) can be used to quantify trapped charge<sup>14,15</sup>.

When the charge-trapping effect is significant, the more legitimate method is to use a fast pulse with short rise and fall times. This measurement method produces  $I_d-V_g$  values by using a single pulse per point of less than 100ns. This can be easily achieved with the ultrashort pulse technique shown in *Figure 4b*.

#### **Benefits of Short Pulse Characterization**

Since there is much less charge-trapping effect with very short pulse widths, the drain current measured is higher than under DC conditions (red curve, *Figure 6*). This results in a higher predicted channel carrier mobility when pulse I-V data are used to generate a model, which is more representative of transistors that are switching very fast (i.e., those that will not experience full charge-trapping effects).

Another advantage of the ultra-short pulse system is that the pulse I-V measurements, with pulse widths on the order of nanoseconds, can be performed very easily and results can be compared to a DC measurement without resetting the system hardware or moving the wafer to another station. Such a comparison is shown in *Figure 7*.

![](_page_6_Figure_5.jpeg)

Figure 7. Overlay of pulse I-V and DC I-V measurements on NMOSFET with high  $\kappa$  gate dielectrics: (a) DC and pulsed  $I_d$ - $V_g$  measurement at linear region, (b) DC and pulsed  $I_d$ - $V_d$  measurement.

The data in *Figure* 7 were collected by using ramped pulse I-V measurements on an  $HfO_2$  gate transistor with 2ns rise and fall times, and a 35ns pulse width. For the  $V_{gs}$ -I<sub>d</sub> test, gate pulses were ramped from 0 to 2.0V and, at each gate pulse, drain current response was

captured on the scope through a 50 $\Omega$  sense resistor. For the V<sub>ds</sub>-I<sub>d</sub> test, the gate pulse was fixed while the drain voltage (biased by a SMU through the bias Tee) was ramped. At each drain bias point, the drain current in response to a gate pulse was captured by the scope. The pulse was set such that close-to-intrinsic drive current could be measured and compared to the DC measurement.

Drive current measured using the pulse I-V technique is significantly higher than DC due to the lack of charge-trapping effects. This illustrates the close-to-intrinsic performance of transistors with high  $\kappa$  gate dielectrics, and ultimately demonstrates the advantage of the ultra-short pulse I-V technique.

Because of the complications associated with trying to characterize charge-trapping effects for transistors with different functionalities, it would be nice if modeling engineers did not have to worry too much about it. CMOS devices are often used in high frequency operating conditions, so the real device performance is closer to that depicted by the ultrashort pulse measurement technique, rather than by a DC measurement<sup>23</sup>. Therefore, the best solution for modeling engineers is to use instrumentation and a test configuration that avoids artifacts associated with DC or slower pulse measurements. The resulting models will help optimize designs for the operating conditions.

Process engineers also need these pulse measurement techniques to characterize and track improvements in their continuing efforts to improve film quality and remove charge-trapping degradation. Finally, an understanding of the intrinsic behavior of high  $\kappa$  gate dielectric devices is key to understanding the physics of charge trapping and de-trapping. This physical-based understanding leads to the correct extrapolation of device lifetime.

# **Sources of Error**

It's important to be very careful when using the ultra-short pulse technique. The speed characteristics of the ultra-short pulse are in the radio frequency (RF) domain, so it is very easy to introduce errors in the measurement if the test system is not optimized for high bandwidth. There are three main sources of errors: signal losses due to cables and connectors, losses due to device parasitics, and contact resistance.

Signal losses due to cables and connectors, as well as contact resistance effects, can be calibrated out using a transistor with an  $SiO_2$  gate, where there is no charge-trapping effect. The pulse I-V curve should overlay the DC I-V curve precisely once the calibration is complete. *Figure 8* shows an example plot of DC and pulse I-V measurements on a MOSFET with an SiO<sub>2</sub> gate.

![](_page_8_Figure_0.jpeg)

Figure 8. Overlay of  $V_{gs}$ - $I_d$  curves between DC and pulse I-V measurement after calibration for transistor with SiO<sub>2</sub> gate.

However, device parasitics, usually parasitic capacitance between pad contacts, cannot be easily removed. This will reduce the pulse current from the drain terminal, as shown in *Figure 3*. This problem can be designed out by using RF-compatible transistor structures (Ground-Signal-Ground), and by increasing pad pitch so that capacitance between the pads is small enough not to affect pulse current measurements.

## Conclusion

DC characterization techniques are inadequate for capturing the dynamic nature of charge trapping in high  $\kappa$  gate stack structures. Pulse I-V is a powerful technique that allows characterizing transistors with high  $\kappa$  gate stacks in a trap-free environment that permits assessing their intrinsic qualities. With current measured in a shorter time than that associated with the charge-trapping time scale, improved intrinsic transistor characteristics can be achieved, including a drive current that is significantly higher than that measured with traditional DC I-V techniques.

# References

- [1] E. Gusev, E. Cartier, D. Buchanan, M. Gribelyuk, M. Copel, H. Okorn-Schmidt, and C. D'Emic, in *Proc. of Conference on Insulating Films on Semiconductors*, 2001.
- [2] A. Kerber, E. Cartier, L. Pantisano, R. Degraeve, T. Kauerauf, Y. Kim, A. Hou, G. Groeseneken, H. E. Maes, and U. Schwalke, "Origin of the threshold voltage instability in SiO<sub>2</sub>/HfO<sub>2</sub> dual layer gate dielectrics," *IEEE Electron Device Lett.*, vol. 24, pp. 87, 2003.

- [3] A. Kerber, E. Cartier, L. Pantisano, M. Rosmeulen, R. Degraeve, T. Kauerauf, G. Groeseneken, H. E. Maes, and U. Schwalke, "Characterization of the V<sub>T</sub> instability in SiO<sub>2</sub>/HfO<sub>2</sub> gate dielectrics," in *Proc. 41st Annual IEEE Intl. Reliability Physics Symp.*, p. 41-45, 2003.
- [4] C. D. Young, R. Choi, J. H. Sim, B. H. Lee, P. Zeitzoff, Y. Zhao, K. Matthews, G. A. Brown, and G. Bersuker, "Interfacial Layer Dependence of HfSi<sub>x</sub>O<sub>y</sub> Gate Stacks on V<sub>t</sub> Instability and Charge Trapping Using Ultra-short Pulse I-V Characterization," in *Proc.* 43rd Annual IEEE Intl. Reliability Physics Symp., p. 75-79, 2005.
- [5] M. Fischetti, E. Cartier and D. Neumayer, J. Appl. Phys., 90, p. 4587, 2001.
- [6] A. Kerber, et al., *VLSI*, p. 159 (2003).
- [7] W. Zhu, J.-P. Han, and T. P. Ma, "Mobility Measurements and Degradation Mechanisms of MOSFETs Made With Ultrathin High κ Dielectrics," *IEEE Transactions on Electron Devices*, vol. 51, p. 98-105, 2004.
- [8] C.D. Young, *IEEE Electron Device Letters*, to be published, vol. 26, no. 8, 2005.
- [9] E.Gusev, et al., Appl. Phys. Lett., vol. 83, p.5223, 2003.
- [10] B.H. Lee, R. Choi, J.H. Sim, S.A. Krishnan, J.J. Peterson, G.A. Brown, and G. Bersuker, "Validity of Constant Voltage Stress Based Reliability Assessment of High κ Devices," *IEEE Transactions on Device and Materials Reliability*, vol. 5, no. 1, p. 20-25, 2005.
- [11] S. Zafar, A. Kumar, E. Gusev, and E. Cartier, "Threshold Voltage Instabilities in High κ Gate Dielectric Stacks," *IEEE Transactions on Device and Materials Reliability*, vol. 5, no. 1, p. 45-64, 2005.
- [12] G. Ribes, J. Mitard, M. Denais, S. Bruyere, F. Monsieur, C. Parthasarathy, E. Vincent,
  G. Ghibaudo, "Review on High κ Dielectrics Reliability Issues," *IEEE Transactions on Device and Materials Reliability*, vol. 5, no. 1, p. 5-19, 2005.
- [13] G. Bersuker, et al., Materials Today, 7, p.26., 2004.
- [14] G. Bersuker, J. H. Sim, C. D. Young, R. Choi, B. H. Lee, P. Lysaght, G. A. Brown, P. Zeitzoff, M. Gardner, R. W. Murto, and H. R. Huff, "Effects of Structural Properties of Hf-Based Gate Stack on Transistor Performance," presented at 2004 Spring Meeting of the Material Research Society, p. 31-35, 2004.

- [15] C. D. Young, R. Choi, J. H. Sim, B. H. Lee, P. Zeitzoff, Y. Zhao, K. Matthews, G.
  A. Brown, and G. Bersuker, "Interfacial Layer Dependence of HfSi<sub>x</sub>O<sub>y</sub> Gate Stacks on V<sub>t</sub> Instability and Charge Trapping Using Ultra-short Pulse I-V Characterization," presented at the 43rd Annual IEEE Intl. Reliability Physics Symp. Proc, p. 75-79, 2005.
- [16] R. Choi, S.J. Rhee, J.C. Lee, B.H. Lee, and G. Bersuker, "Charge Trapping and Detrapping Characteristics in Hafnium Silicate Gate Stack Under Static and Dynamic Stress," *IEEE Electron Device Lett.*, vol. 26, no. 3, p. 197-199, 2005.
- [17] J.H. Sim, R. Choi, B.H. Lee, C.D. Young, P. Zeitzoff, D.-L. Kwong, and G. Bersuker, "Trapping/De-trapping Gate Bias Dependence of Hf-Silicate Dielectrics with Poly and TiN Gate Electrode," *Jpn. J. of Appl. Phys.*, vol. 44, no. 4B, p. 2420-2423, 2005.
- [18] C. Leroux, J. Mitard, G. Ghibaudo, X. Garros, G. Reimbold, B. Guillaumor, F. Martin, in *IEEE Intl Electron Devices Meeting Tech Digest*. p.737-740, 2004.
- [19] S. Zafar, S. Callegari, V. Narayanan, and S. Guha, "Impact of Moisture on Charge Trapping and Flatband Voltage in Al<sub>2</sub>O<sub>3</sub> Gate Dielectric Films," *Applied Physics Letters*, vol. 81, p. 2608, 2002.
- [20] M. Denais, A. Bravaix, V. Huard, C. Parthasarathy, G. Ribes, F. Perrier, Y. Rey-Tauriac, and N. Revil, "On-the-fly characterization of NBTI in ultra-thin gate oxide PMOSFET", in *IEEE Intl Electron Devices Meeting Tech Digest*, p. 109-112, 2004.
- [21] C.D. Young, Y. Zhao, M. Pendley, B.H. Lee, K. Matthews, J.H. Sim, R. Choi, G.A. Brown, R.W. Murto and G. Bersuker, "Ultra-Short Pulse Current-Voltage Characterization of the Intrinsic Characteristics of High κ Devices", *Jpn. J. of Appl. Phys.*, vol. 44, no. 4B, 2437, 2005.
- [22] D. V. Singh, P. Solomon, E. P. Gusev, G. Singco, and Z. Ren, "Ultra-fast Measurements of the Inversion Charge in MOSFETs and Impact on Measured Mobility in High κ MOSFETs," in *IEEE Intl. Electron Devices Meeting Tech. Digest*, p. 863-866, 2004.
- [23] C. Y. Kang, R. Choi, J. H. Sim, C. Young, B. H. Lee, G. Bersuker, Jack C. Lee, "Charge trapping effects in HfSiON dielectrics on the ring oscillator circuit and the single stage inverter operation," in *IEEE Intl Electron Devices Meeting Tech Digest*, p. 485-488, 2004.

Specifications are subject to change without notice. All Keithley trademarks and trade names are the property of Keithley Instruments, Inc. All other trademarks and trade names are the property of their respective companies.

![](_page_11_Picture_1.jpeg)

Keithley Instruments, Inc.

28775 Aurora Road • Cleveland, Ohio 44139 • 440-248-0400 • Fax: 440-248-6168 1-888-KEITHLEY (534-8453) • www.keithley.com

© Copyright 2005 Keithley Instruments, Inc. Printed in the U.S.A.

No. 2641 0705